

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/644,902	08/21/2003	Cheng-Ming Yih	4425-315	6430
7590 07/13/2004			EXAMINER	
LOWE HAUPTMAN GILMAN & BERNER, LLP			HO, TU TU V	
Suite 310 1700 Diagonal Road		ART UNIT	PAPER NUMBER	
Alexandria, VA 22314			2818	
			DATE MAILED: 07/13/2004	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	- <del></del>		[ A		
		Application No.	Applicant(s)		
Office Action Summary		10/644,902	YIH ET AL.		
	Office Action Summary	Examiner	Art Unit		
		Tu-Tu Ho	2818		
Period fo	The MAILING DATE of this communication app or Reply	ars on the cover she t with the	correspondence address		
THE - External after - If the - If NO - Failur	ORTENED STATUTORY PERIOD FOR REPL'MAILING DATE OF THIS COMMUNICATION.  Insions of time may be available under the provisions of 37 CFR 1.13  SIX (6) MONTHS from the mailing date of this communication.  In period for reply specified above is less than thirty (30) days, a reply or period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be t within the statutory minimum of thirty (30) da will apply and will expire SIX (6) MONTHS from cause the application to become ABANDON	imely filed  ays will be considered timely.  In the mailing date of this communication.  ED (35 U.S.C. § 133).		
Status					
1)⊠	Responsive to communication(s) filed on 21 A	ugust_2003.			
·		action is non-final.			
3)□	,==				
Disposit	ion of Claims				
5)□ 6)⊠ 7)⊠	Claim(s) <u>1-20</u> is/are pending in the application.  4a) Of the above claim(s) is/are withdray.  Claim(s) is/are allowed.  Claim(s) <u>1-20</u> is/are rejected.  Claim(s) <u>1-5,7-14 and 16-19</u> is/are objected to Claim(s) are subject to restriction and/o	wn from consideration.			
Applicat	ion Papers				
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>21 August 2003</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	a) $\square$ accepted or b) $\boxtimes$ objected drawing(s) be held in abeyance. So ion is required if the drawing(s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).		
Priority (	under 35 U.S.C. § 119				
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
2) Notice 3) Information	t(s) te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) tr No(s)/Mail Date	4) Interview Summal Paper No(s)/Mail I Notice of Informal 6) Other:			

## DETAILED ACTION

## Oath/Declaration

1. The oath/declaration filed on 12/10/2003 is acceptable.

## **Drawings**

2. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference character(s) mentioned in the description: Fig. 1D, reference 110.

Corrected drawing sheets are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

## Claim Objections

- 3. The claims are objected to because of the following informalities:
- Claim 1, line 3, "a plurality of isolation region" should be "a plurality of isolation regions"
  - Claim 1, line 5, "said isolation region" should be "said isolation regions"

Application/Control Number: 10/644,902

Art Unit: 2818

pplication/Control Number: 10/044,90

Page 3

- Claim 1, line 7, "a plurality of gate structure" should be "a plurality of gate structures"
- Claim 2, line 1, "said isolation region" should be "each of said isolation regions"
- Claim 3, line 2, "said isolation region" should be "said isolation regions"
- Claim 4, line 1, "said gate structure" should be "each of said gate structures"
- Claim 5, line 1, "a plurality of contact" should be "a plurality of contacts"
- Claim 7, line 1, "a plurality of drain region" should be "a plurality of drain regions"
- Claim 8, line 3, "said isolation region" should be "said isolation regions"
- Claim 9, line 3, "a plurality of isolation region" should be "a plurality of isolation regions"
  - Claim 9, line 4, "a plurality of gate structure" should be "a plurality of gate structures"
  - Claim 9, line 7, "a plurality of drain region" should be "a plurality of drain regions"
  - Claim 10, line 1, "said isolation region" should be "each of said isolation regions"
  - Claim 11, line 2, "said isolation region" should be "said isolation regions"
  - Claim 12, line 1, "said gate structure" should be "each of said gate structures"
  - Claim 13, line 1, "a plurality of contact in" should be "a plurality of contacts on"
- Claim 14, line 4, "a plurality of isolation region" should be "a plurality of isolation regions"
  - Claim 16, line 2, "said isolation region" should be "said isolation regions"
  - Claim 17, line 1, "said isolation region" should be "each of said isolation regions"
  - Claim 18, line 1, "a plurality of gate structure" should be "a plurality of gate structures"
  - Claim 19, line 1, "said gate structure" should be "each of said gate structures"

    Appropriate correction is required.

Application/Control Number: 10/644,902 Page 4

Art Unit: 2818

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-2, 4-7, 9-10, 12-14, and 17-19 are rejected under 35 U.S.C. 102(b) as being anticipated by Lee U.S. Patent 6,372,564.

Lee discloses in Figures 1 through 3 and respective portions of the specification a structure of nonvolatile memory array as claimed.

Referring to independent **claim 1**, Lee discloses a structure of nonvolatile memory array, comprising:

```
a substrate (100, Fig. 3);
```

a plurality of isolation regions (102, Fig. 1 and column 3, lines 3-6) in said substrate;

a buried conductive region (embedded source line SL in Fig. 1, "buried source line" 120 in Fig. 2B, column 3, lines 6-10 and lines 57-60) between said isolation regions, wherein said buried conductive region (SL or 120) is perpendicular to said isolation regions (102, best seen in Fig. 1); and

a plurality of gate structures (130, Fig. 2F) on said substrate.

Referring to independent claim 9, Lee discloses a structure of nonvolatile memory array, comprising:

```
a substrate (100, Fig. 3);
```

Page 5

a plurality of isolation regions (102, Fig. 1 and column 3, lines 3-6) in said substrate;

a plurality of gate structures (130, Fig. 2F) on said substrate.

a buried source line (SL in Fig. 1, 120 in Fig. 2B, column 3, lines 6-10 and lines 57-60) between said isolation regions, wherein said buried source line (SL or 120) is perpendicular to said isolation regions (102, best seen in Fig. 1); and

a plurality of drain regions (142) in said substrate.

Similarly as detailed above and with reference to independent claim 14, Lee discloses a source line structure of a nonvolatile memory array, comprising:

a substrate (100, Fig. 3);

a plurality of isolation regions (102) in said substrate; and

a buried conductive region (SL or 120) between said isolation regions, wherein said buried conductive region (SL or 120) is perpendicular to said isolation regions (102).

Regarding claims 2, 10, and 17, Lee further discloses that each of said isolation regions is shallow trench isolation (STI, column 3, lines 3-5).

Referring to claim 18, as mentioned above, Lee further discloses a plurality of gate structures (130, Fig. 2F) on said substrate.

Regarding claims 4, 12, and 19, Lee further discloses that each of said gate structures comprises at least a polysilicon layer (138, column 4, lines 35-40).

Regarding claims 5 and 13, Figs. 1 and 2F further depict a plurality of contacts (146) on said substrate.

Regarding **claim 6**, as mentioned above, said buried conductive region (SL or 120) is a source line.

Application/Control Number: 10/644,902

Art Unit: 2818

Regarding **claim 7**, as mentioned above, Lee further discloses a plurality of drain regions (142) in said substrate.

5. Claims 1-4, 6-12, and 14-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Lee et al. U.S. Patent 6,153,471.

Lee et al. disclose in Figures 1 through 4 and respective portions of the specification a structure of nonvolatile memory array as claimed.

Referring to independent claim 1, Lee et al. disclose a structure of nonvolatile memory array, comprising:

```
a substrate (100, Fig. 1A);
```

a plurality of isolation regions (108a, Figs. 1D and 1F) in said substrate;

a buried conductive region (118, Figs. 1D, 1F, and 4B) between said isolation regions, wherein said buried conductive region is perpendicular to said isolation regions (best seen in Fig. 1D); and

a plurality of gate structures (124a/126/128, Fig. 1F) on said substrate.

Referring to independent **claim 9**, Lee et al. disclose a structure of nonvolatile memory array, comprising:

a substrate (100, Fig. 1A);

a plurality of isolation regions (108a, Figs. 1D and 1F) in said substrate;

a plurality of gate structures (124a/126/128, Fig. 1F) on said substrate.

a buried source line (118, 118 is electrically connected to source/drain 120a as depicted most clearly in Fig. 1D and detailed in column 3, lines 53-54 and lines 64-65) between said

Application/Control Number: 10/644,902

Art Unit: 2818

isolation regions, wherein said buried source line is perpendicular to said isolation regions (best seen in Fig. 1D); and

a plurality of drain regions 120a ("source/drain regions") in said substrate.

Similarly, with reference to independent **claim 14**, Lee et al. disclose a source line structure of a nonvolatile memory array, comprising:

a substrate (100);

a plurality of isolation regions (108a) in said substrate; and

a buried conductive region (118) between said isolation regions, wherein said buried conductive region is perpendicular to said isolation regions.

Regarding claims 2, 10, and 17, Lee et al. further disclose that each of said isolation regions is shallow trench isolation (STI, column 2, line 57 to column 3, line 6).

Referring to claim 18, as mentioned above, Lee et al. further disclose a plurality of gate structures (124a/126/128, Fig. 1F) on said substrate.

Referring to claims 3, 6, 11, and 16, Figures 1C, 1D and 4B depict that a depth of said buried source line (118, and as detailed above, buried conductive line 118 is electrically connected to source/drain 120a) is less than a depth of said isolation regions (108a).

Regarding claims 4, 12, and 19, Lee et al. further disclose that each of said gate structures (124a/126/128) comprises at least a polysilicon layer (124a or 128, column 4, lines 25-30).

Regarding **claim 7**, as mentioned above, Lee et al. further disclose a plurality of drain regions (120a) in said substrate.

Application/Control Number: 10/644,902 Page 8

Art Unit: 2818

Referring to claims 8, 15, and 20, Figures 1C, 1D and 4B, as best seen in Fig. 4B, depict that said buried conductive region (118) is on a surface of said substrate (100), such that said buried conductive region is not under said isolation region (108a).

## Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tu-Tu Ho whose telephone number is (571) 272-1778. The examiner can normally be reached on 6:30 am - 5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, DAVID NELMS can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JH.

Tu-Tu Ho July 07, 2004